I saw a circuit where 5 inputs were tied together on a 74HC04 and all the outputs were tied together.
I'm assuming this is done for better current drive but I would think it can cause problems.
What if one gate turns off (or on) a slit second faster or slower? This can cause the chip to pull high current since one gate would be sinking while the other is sourcing.
Maybe I'm wrong, but it's a thought.
Thanks in advance.